

FIG 1
(PRIOR ART)




FIG 2
(PRIOR ART)

DeviceID = DEMO1D
 LotID = TESTLOT01
 WaferID = 01
 DIE = -4,0
 datalog.scan.10 diagnosis summary, #failing_patterns=9 #defects=2
 #unexplained_fails=2
 unexplained patterns = 212 250

 fault candidates for defect 1, #failing_patterns_explained=5

Warning: Fault candidates will cause passing patterns to fail.

failing patterns explained = 322 706 738 770

type	code	pin_pathname
1	DS	/XTIO_0/XTTLI8_1612/N2_23
1	DS	/PI9

diagnosis CPU time = .68 sec

FIG 3 (PRIOR ART)




FIG 7

09192154-111398




FIG. 5





FIG. 6

FIG 8



Bitmap Fail Intensity Stackmap Vs Layout X, Y Coordinates




FIG 9

```

graph TD
    A[Tester Generated Files] --> B[FastScan Unix Server]
    B --> C[LogicMap]
    D[Design Data] --> C
    C --> E[Logical-to-Physical Translation]
    E --> F[XY coordinates of failing netlist nodes are generated.]
    F --> G[Failure Analysis]
    F --> H[Yield Analysis]
  
```

Tester Generated Files
Testers generate datalogs for each die tested.

FastScan Unix Server
A fraction of the datalogs are translated into FastScan format.

LogicMap

Design Data
LogicMap reads the GDSII file Input, Netlist, and LVS data.

Logical-to-Physical Translation
XY coordinates of failing netlist nodes are generated.

Failure Analysis

Yield Analysis

FIG 10

SECRET 492660

Tester Generated Files




FIG-11




FIG 4 (PRIOR ART)




FIG 12